Design and Implementation of Data Synchronization System Based on FPGA
نویسندگان
چکیده
This paper mainly aims at solving the problems of sampled data synchronization in digital substation based on Filed Programable Gate Array (FPGA). Compared with traditional substations, the design achieves data synchronization without connecting an external clock. Synchronization algorithm is based on Newton interpolation algorithm. The system consists of multi-channel data sampling module, synchronization module, Ethernet module etc. The design realizes the concept of modular design with FPGA processor, ensuring that each sub-module gets parallel execution. It is verified that speed is improved to ns level which is difficult to achieve in current systems. Finally, software simulations and hardware tests prove the accuracy and efficiency of the design. Therefore, the design is of great significance for the automation level in smart grid, especially for the enhancement and development.
منابع مشابه
FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملFPGA Implementation of Carrier Synchronization for QAM Receivers
Software defined radios (SDR) are highly configurable hardware platforms that provide the technology for realizing the rapidly expanding third (and future) generation digital wireless communication infrastructure. While there are a number of silicon alternatives available for implementing the various functions in a SDR, field programmable gate arrays (FPGAs) are an attractive option for many of...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملChaotic dynamics and synchronization of fractional order PMSM system
In this paper, we investigate the chaotic behaviors of the fractional-order permanent magnet synchronous motor (PMSM) system. The necessary condition for the existence of chaos in the fractional-order PMSM system is deduced and an active controller is developed based on the stability theory for fractional systems. The presented control scheme is simple and flexible, and it is suitable both fo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- JCP
دوره 9 شماره
صفحات -
تاریخ انتشار 2014